



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/596,720

06/22/2006

Samuel Anderson

681443-1U1

9904

570

7590

06/04/2010

PANITCH SCHWARZE BELISARIO & NADEL LLP
ONE COMMERCE SQUARE
2005 MARKET STREET, SUITE 2200
PHILADELPHIA, PA 19103

EXAMINER

GUPTA, RAJ R

ART UNIT

PAPER NUMBER

2814

NOTIFICATION DATE

DELIVERY MODE

06/04/2010

ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

usptomail@panitchlaw.com

Office Action Summary	Application No. 10/596,720	Applicant(s) ANDERSON, SAMUEL	
	Examiner RAJ GUPTA	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 28 April 2010.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-26 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Application/Control Number: 10/596,720

Page 2

Art Unit: 2814

Attorney's Docket Number: 681443-1U1

Filing Date: 4/21/2006

371 Date: 6/22/2006

Claimed Domestic Priority: 4/22/2005 (US 60/673935)

Claimed Foreign Priority: NONE

Applicant: Anderson

Examiner: Raj R. Gupta

DETAILED ACTION

This Office Action responds to the amendment filed on 3/26/2010 and the RCE filed on 4/28/2010.

Acknowledgment

1. The amendment filed on 3/26/2010, responding to the Office Action mailed on 12/29/2009, has been entered. The present Office Action is made with all the suggested amendments being fully considered. Accordingly, pending in this Office Action are **claims 1-26**.

Continued Examination Under 37 CFR 1.114

2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 3/26/2010 has been entered.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. **Claims 1-26** are rejected under 35 U.S.C. 103(a) as being unpatentable over **Hshieh et al (US 2006/0205174)** in view of **Geiss et al (US 2006/0124964)**.

5. With regard to **claim 1**, Hshieh et al (US 2006/0205174, hereinafter Hshieh) teaches in Figs 13 and 23: a method of manufacturing a semiconductor device comprising: providing a semiconductor substrate having first (P- Epitaxial layer) and second main surfaces (P++ Substrate) opposite to each other, the semiconductor substrate having a heavily doped region of a first conductivity type (P++) at the second main surface and having a lightly doped region of the first conductivity type (P-) at the first main surface (501); providing in the semiconductor substrate a plurality of trenches (see Fig 2, 9 for exemplary trenches) and a plurality of mesas (see Fig 2, 11 for exemplary mesas) with each mesa having an adjoining trench (clearly visible in Fig 2) and a first extending portion extending from the first main surface toward the heavily doped region to a first depth position (clearly visible in Fig 2), at least one mesa having a first sidewall surface and a second sidewall surface, each of the plurality of trenches having a bottom (all of these structures clearly visible in Fig 2) (Fig 23, step 501); doping with a dopant of a second conductivity type the first sidewall surface of the at least one mesa to form a first doped region of the second conductivity type (504); doping with the dopant of the second conductivity type the second sidewall surface of the at least one mesa to form a second doped region of the

Art Unit: 2814

second conductivity type (505); doping with a dopant of the first conductivity type the first sidewall surface of the at least one mesa to provide a second doped region of the first conductivity type at the first sidewall (507), and doping with the dopant of the first conductivity type the second sidewall surface of the at least one mesa to provide a fourth doped region of the first conductivity type at the second sidewall (508); after the doping of the first and second sidewall surfaces of the at least one mesa (104-109 in Fig 13) is completed, lining at least the trenches adjacent to the at least one mesa with a nitride material (113, also see Fig 11, 133, and [0075]); and after the lining with the nitride material is completed, filling at least the trenches adjacent to the at least one mesa with one of a semi- insulating material and an insulating material (110, 510).

6. Hshieh discloses the claimed invention except for the use of nitride instead of oxide.

Geiss teaches ([0032]) that oxide and nitride are equivalent materials known in the art.

Therefore, because these trench liner materials were art-recognized equivalents at the time of the invention was made and one skilled in the art could have combined the elements as claimed by known methods with no change in their respective functions, one of ordinary skill in the art would have found it obvious to substitute oxide for nitride since the substitution would yield predictable results. See Supreme Court decision in *KSR International Co. v. Teleflex Inc.*, 550 U.S. ___, 82 YSPQ2d 1385 (2007).

7. With regard to **claim 2**, Hshieh teaches: the oxide lining is formed by one of low pressure (LP) chemical vapor deposition (CVD) Tetraethylorthosilicate (TEOS) and a spun- on-glass (SOG) deposition ([0075]).

Art Unit: 2814

8. With regard to **claim 3**, Hshieh teaches: forming a layer of undoped polysilicon, after the oxide lining step, over the trench bottoms and the mesas, each including the first and second sidewalls (Fig 23, 510).
9. With regard to **claim 4**, Hshieh teaches: the step of filling the plurality of trenches with one of a semi-insulating material and an insulating material includes filling the plurality of trenches with at least one of undoped polysilicon, doped polysilicon, doped oxide, undoped oxide, silicon nitride and semi-insulating polycrystalline silicon (SIPOS) (Fig 23, 510 and [0080]).
10. With regard to **claim 5**, Hshieh teaches: the first sidewall surface has a first predetermined inclination maintained relative to the first main surface and the second sidewall surface has a second predetermined inclination maintained relative to the first main surface ([0062]).
11. With regard to **claim 6**, Hshieh teaches: the first and second sidewall surfaces are generally perpendicular relative to the first main surface ([0063]).
12. With regard to **claim 7**, Hshieh teaches: the plurality of trenches are formed utilizing one or more of plasma etching, reactive ion etching (RIE), sputter etching, vapor phase etching and chemical etching ([0066]).
13. With regard to **claim 8**, Hshieh teaches: the implanting of the dopant of a second conductivity type into the first sidewall surface is performed at a first predetermined angle of implant (Fig 23, 504).

Art Unit: 2814

14. With regard to **claim 9**, Hshieh teaches: the doping with the dopant of a second conductivity type into the second sidewall surface is performed at a second predetermined angle of implant (Fig 23, 505).

15. With regard to **claim 10**, Hshieh teaches: the doping with the dopant of the first conductivity type into the first sidewall surface is performed at the first predetermined angle of implant (Fig 23, 507).

16. With regard to **claim 11**, Hshieh teaches: the doping with the dopant of the first conductivity type into the second sidewall surface is performed at the second predetermined angle of implant (Fig 23, 508).

17. With regard to **claim 12**, Hshieh teaches: diffusing the dopants of the second conductivity type into the at least one mesa prior to doping with the dopants of the first conductivity type (Fig 23, 506).

18. With regard to **claim 13**, Hshieh teaches: A semiconductor formed by the method of claim 1 (Fig 26, entire figure).

19. With regard to **claim 14** Hshieh teaches in Figs 13 and 20: A method of manufacturing a semiconductor device comprising: providing a semiconductor substrate having first (N- Epitaxial layer) and second (N++ Substrate) main surfaces opposite to each other, the semiconductor substrate having a heavily doped region of a first conductivity type (N++) at the second main surface and having a lightly doped region of the first conductivity type (N-) at the first main surface (401); providing in the semiconductor substrate a plurality of trenches (see Fig 2, 9 for exemplary trenches) and a plurality of mesas (see Fig 2, 11 for exemplary mesas), with each mesa having an adjoining trench (clearly visible in Fig 2) and a first extending portion extending

Art Unit: 2814

from the first main surface toward the heavily doped region to a first depth position (clearly visible in Fig 2), at least one mesa having a first sidewall surface and a second sidewall surface, each of the plurality of trenches having a bottom (all of these structures clearly visible in Fig 2) (Fig 20, step 401); doping with a dopant of the first conductivity type the first sidewall surface of the at least one mesa to form a first doped region of the first conductivity type (404); doping with a dopant of the first conductivity type the second sidewall surface of the at least one mesa to form a second doped region of the first conductivity type (405); doping with a dopant of the second conductivity type the first sidewall surface of the at least one mesa to provide a second doped region of the first conductivity type at the first sidewall (407), doping with the dopant of the second conductivity type the second sidewall of the at least one mesa (408); after the doping of the first and second sidewall surfaces of the at least one mesa (104-109 in Fig 13) is completed, lining at least the trenches adjacent to the at least one mesa with a nitride material (113, also see Fig 11, 133, and [0075]); and after the lining with the nitride material is completed, filling at least the trenches adjacent to the at least one mesa with one of a semi-insulating material and an insulating material (110, 410).

20. Hshieh discloses the claimed invention except for the use of nitride instead of oxide.

Geiss teaches ([0032]) that oxide and nitride are equivalent materials known in the art.

Therefore, because these trench liner materials were art-recognized equivalents at the time of the invention was made and one skilled in the art could have combined the elements as claimed by known methods with no change in their respective functions, one of ordinary skill in the art would have found it obvious to substitute oxide for nitride since the substitution would yield

Art Unit: 2814

predictable results. See Supreme Court decision in *KSR International Co. v. Teleflex Inc.*, 550 U.S. __, 82 YSPQ2d 1385 (2007).

21. With regard to **claim 15**, Hshieh teaches: the oxide lining is formed by one of low pressure (LP) chemical vapor deposition (CVD) Tetraethylorthosilicate (TEOS) and a spun-on-glass (SOG) deposition ([0075]).

22. With regard to **claim 16**, Hshieh teaches: forming a layer of undoped polysilicon, after the oxide lining step, over the trench bottoms and the mesas, each including the first and second sidewalls (Fig 20, 410).

23. With regard to **claim 17**, Hshieh teaches: the step of filling the plurality of trenches with one of a semi-insulating material and an insulating material includes filling the plurality of trenches with at least one of undoped polysilicon, doped polysilicon, doped oxide, undoped oxide, silicon nitride and semi-insulating polycrystalline silicon (SIPOS) (Fig 20, 410 and [0080]).

24. With regard to **claim 18**, Hshieh teaches: the first sidewall surface has a first predetermined inclination maintained relative to the first main surface and the second sidewall surface has a second predetermined inclination maintained relative to the first main surface ([0062]).

25. With regard to **claim 19**, Hshieh teaches: the first and second sidewall surfaces are generally perpendicular relative to the first main surface ([0063]).

26. With regard to **claim 20**, Hshieh teaches: the plurality of trenches are formed utilizing one or more of plasma etching, reactive ion etching (RIE), sputter etching, vapor phase etching and chemical etching ([0066]).

Art Unit: 2814

27. With regard to **claim 21**, Hshieh teaches: the doping with the dopant of a second conductivity type of the first sidewall surface is performed at a first predetermined angle of implant (Fig 20, 404).
28. With regard to **claim 22**, Hshieh teaches: the doping with the dopant of a second conductivity type of the second sidewall surface is performed at a second predetermined angle of implant (Fig 20, 405).
29. With regard to **claim 23**, Hshieh teaches: the doping with the dopant of the first conductivity type of the first sidewall surface is performed at the first predetermined angle of implant (Fig 20, 407).
30. With regard to **claim 24**, Hshieh teaches: the doping with the dopant of the first conductivity type of the second sidewall surface is performed at the second predetermined angle of implant (Fig 20, 408).
31. With regard to **claim 25**, Hshieh teaches: diffusing the implanted dopants of the second conductivity type into the at least one mesa prior to implanting the dopants of the first conductivity type (Fig 20, 406).
32. With regard to **claim 26**, Hshieh teaches: A semiconductor formed by the method of claim 14 (Fig 24, entire figure).

Response to Arguments

33. Applicant's arguments with respect to claims 1 and 14 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2814

Conclusion

34. Any inquiry concerning this communication or earlier communications from the examiner should be directed to RAJ GUPTA whose telephone number is (571)270-5707. The examiner can normally be reached on Monday-Thursday 9am-6pm.

35. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on (571)272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

36. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

RAJ GUPTA
Examiner, Art Unit 2814
May 26, 2010

/Marcos D. Pizarro/
Primary Examiner, Art Unit 2814